ABSTRACT This paper presents an efficient and generic method for analysis of power supply induced jitter (PSIJ) in a chain of CMOS inverters as well as tapered buffers due to multiple deterministic noise sources. Generalised semi-analytical relations between noise and PSIJ are developed using Thomas algorithm. The proposed analysis can be used for both cases of same size of inverters as well as tapered buffers, and also for considering the effect of on-chip and off-chip interconnects. The validity and the efficiency of the proposed modeling is demonstrated for various applications of chain of inverters such as buffers in clock distribution, delay locked loops and I/Os, etc.
I. INTRODUCTION
The demand for higher data rate in modern communication and computing systems has resulted in a sharp increase in the operating frequencies of digital circuits and systems. At higher operating frequencies, the design of integrated circuits is becoming more challenging due to the rigid timing and layout constraints as well as narrow timing margins. These challenges are further aggravated by the power supply noise (PSN) which is becoming one of the major performance limiting factors in high-speed low-power digital systems due to its impact on both amplitude and timing of the signal. PSN originates due to many factors, such as power fluctuations due to fast switching of heavy transient current demands, on-chip IR drop and inductive loss, etc. Resonance conditions due to plane or cavities formed on board, inductance of package, board and decoupling capacitors also lead to higher PSN. The overall impedance of the power delivery network (PDN)
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CMOS inverter is one of the basic building blocks in the design of high-speed systems. CMOS inverters are widely used due to their design simplicity and low static power consumption. Single inverter as well as chain-of-inverters are used in the form of delay-lines and I/O buffers. In a chain-ofinverters, multiple inverters are cascaded to get the required delay and to increase the slew-rate of output. In delay-lines, inverters of same size are used to make the chain. For driving higher capacitive loads, chain-of-inverters with inverter sizes increasing in geometric progression along the chain are often used, which are also known as tapered buffers.
A major drawback of a CMOS inverter is its sensitivity to PSN. Any noise from power supply, input data or ground will propagate to the output of inverter. The noise appearing at output also impacts the timing of the data. Signal transition time fluctuations are often measured in terms of time interval error (TIE) [2] which refers to the instantaneous jitter at the rising/falling edge in a cycle and also in terms of power supply induced jitter (PSIJ) which represents the peak-to-peak value of the jitter over a large number of cycles. In the present SOCs, PSIJ is significantly impacting the timing budget [1] .
In the literature, many studies can be found for the analysis of jitter in CMOS inverters, buffers and chain-of-inverters [3] - [21] . In [3] , an analytical model of the PSIJ transfer function for inverter chains was described. Based on the PWL approximated MOSFET I-V characteristics, analytical expressions of PSIJ transfer functions at the output of each inverter in the chain was derived. The sensitivity functions of PSIJ based on the minimum and maximum propagation delay in the presence of supply noise was derived in [4] . The transfer functions relating supply voltage fluctuations to the jitter for a single-ended buffer are analytically derived in [9] . A slope based semi-analytical approach for the estimation of PSIJ in CMOS inverter chains is presented in [14] .
In this paper, a generalized methodology is presented for estimation of power supply induced jitter (PSIJ) in a chainof-inverters with the following contributions:
1) The proposed approach is generic and can be used for both cases, an inverter chain with same sizing of inverters as well as tapered buffers. 2) In order to overcome the difficulty associated with the previous approaches, the need for formulation and deriving the transfer function for each case of different noise sources, a generic approach resulting in a set of equations that are described by a tri-diagonal matrix is developed. Exploiting the resulting tri-diagonal form, Thomas algorithm [22] was used to develop semianalytical relations for estimation of PSIJ.
3) The proposed method is extended to include the effects of both on-chip and off-chip interconnects. The rest of the paper is organized as following. In Section II, the issue of PSIJ in inverters is discussed, followed by a semi-analytical method for the estimation of jitter. In Section III, analytical noise transfer functions for chain of inverters are derived using Thomas algorithm. In Section IV, noise transfer functions for a chain of inverters with on-chip interconnects are derived. Section V presents three practical validating examples and conclusions are presented in Section VI.
II. PROBLEM FORMULATION
In CMOS inverters, noise at the output causes the deviation of signal transition edge (rising/falling) from the nominal position and leads to time interval error (TIE) [23] . The TIE due to noise is proportional to the magnitude and phase of the resultant output noise from various paths. There are three main paths in an inverter through which noise propagates to the output: from power supply, ground and gate input, which are shown in FIGURE 1(a). The amplitude of noise appearing at the output of the inverter depends on the sizing of transistors and their threshold voltages, etc. [24] .
It is to be noted that, an inverter acts as a common-gate amplifier for noise originating from power supply (V DD ) and ground. At the same time, it also acts as a common-source amplifier for noise propagating through the input data [25] . The magnitude and phase response at the output due to the power supply noise, ground bounce and data noise can be obtained by deriving the transfer functions from respective inputs to the output [14] .
In a chain-of-inverters or CMOS buffer circuits, noise from various paths propagate to the final output through cascaded inverters as shown in FIGURE 1(b). FIGURE 2 shows the schematic of a chain-of-inverters with noise sources from power supply and ground, represented byv n s (t) andv n g (t), respectively. Here C L represents the external load capacitance. The output v R n (t) represents the response at the output of the final stage inverter including the impact of all noise sources. In this case, the resultant noise at the output of a particular inverter acts as an input to the subsequent inverter. The TIE at the final stage output can be estimated from the noise response and the slope of signal rising/falling edge [26] .
The timing analysis at the output of a delay-line or a tapered buffer in the presence of PSN can be performed using various methods [4] , [6] , [9] - [11] , [14] , [15] . In this paper, a simplified semi-analytical approach is developed for the analysis of TIE (as well as the jitter) at the output of a delayline or tapered buffer that are designed using CMOS inverters. The proposed analysis is applicable for a chain-of-inverters with any number of stages, any stage ratio, and transistor sizing. The analysis is performed by representing the noise sources with sinusoidal signals. 
III. DEVELOPMENT OF THE PROPOSED APPROACH
In the proposed approach, the noise due to deterministic sources, such as power supply noise (v n s (t)) and ground bounce (v n g (t)) are considered to be small-signal in nature.
As a first step, a large signal analysis of the CMOS buffer circuit in FIGURE 2 is performed and using this information, its small-signal equivalent circuit is derived. A generic and analytical approach is developed to evaluate the total small-signal noise response (v r n (t)) due to all deterministic noise inputs. Next, using the analytically computed v r n (t) and using the EMPSIJ method [26] , TIE and PSIJ are evaluated. Note that, the proposed linearisation (small signal approximation) based approach is accurate only if the noise signals are of smaller magnitudes. For noise with larger variations, such as the scenario of Simultaneous Switching Output (SSO), a complete large signal analysis is required [27] . In the proposed approach, a given noise is decomposed into its harmonics and a closed-form response to each harmonic is obtained. The response due to the original noise is obtained as a sum of responses due to all the considered harmonics. The total small-signal noise output,v r n (t), is obtained using the superposition theorem,
where,v r s (t) andv r g (t) are the components of noise response (at the output) due to power supply and ground noise inputs, respectively. The noise responses in (1) are computed using the small-signal model at the mid-point of the output rising edge (t m ) by deriving the closed-form transfer functions based on the respective noise paths, which are presented in subsequent sections. Since TIE (i.e., the timing error of a single rising/falling edge) is generally measured at the mid-point of the rising/falling edge of the signal, the quiescent point for the small-signal (noise) analysis is selected as the mid-point of the output signal transition edge. To obtain this information (nominal position of the output signal transition (rising/falling) edge), a simulation is performed for a duration of 1-bit without the input noise sources (i.e.,v n s (t) andv n g (t)). The mid-point (t m ) of the output rising/falling edge is noted (FIGURE 3 ). At this point, the node voltages define the operating region of all the transistors in the circuits. Voltages across and current through the transistors at the mid-point (t m ) define the small-signal parameters (g m , g ds ) and the parasitic capacitances (C gs , C gd and C ds ) of the transistors. Here, g m and g ds are the transconductance and drain to source conductance of a transistor respectively. The values of g m , g ds , C gs , C gd , C ds and the slope (α) of the output signal rising edge at t m can be extracted from this one bit simulation. Correspondingly, the small-signal equivalent model of the CMOS buffer circuit (FIGURE 2 with 'Q' number of stages) can be constructed as shown in FIGURE 4. Here, for each stage, we have C gd = C gd p + C gd n , where C gd p and C gd n are the gate to drain capacitance of pMOS and nMOS transistors, respectively. In the small-signal model, the current sources in an i th inverter (FIGURE 4) can be expressed as follows:
In the proposed approach, the PSIJ due to noise sourceŝ v n s (t) andv n g (t) is estimated by first analytically computing the individual noise response due to each of these sources. Since the noise from each path may be of different amplitudes, frequencies and phases, the transfer function is derived by considering only one noise at a time. 
A. CLOSED-FORM TRANSFER FUNCTION FOR POWER SUPPLY NOISE RESPONSE
For the derivation of transfer function from supply noise to the final output, only supply noise (v n s (t)) is considered (whereaŝ v n g (t) is shorted to ground). For the purpose of development of the proposed method, without loss of generality, consider a single harmonic ofv n s (t) in the form of a sine wave input noise with frequency f s (i.e., ω s = 2π f s ) and amplitude M s , represented by,
In the rest of this subsection, analysis with respect to a single harmonic is considered in frequency domain with variables represented by their respective frequency domain forms. For example, v n s (t) → V n s (jω s ), v 01 (t) → V o1 (jω s ) and v r s (t) → V r s (jω s ), etc. For the simplicity of the presentation, and jω is omitted in the equations and figures where appropriate. Correspondingly, the frequency-domain smallsignal equivalent circuit for a single harmonic of the power supply noise (V n s (jω s )) can be obtained as in FIGURE 5 .
Applying the nodal analysis for the small-signal model by considering only the supply noise source V n s (jω s ) and Q-stages of inverters, we have:
The coefficients used in the above system of equations are the variables that are expressed in terms of small-signal parameters of the transistors, as follows:
where the superscripts 'r' and 'i' represent the 'real' and 'imaginary' quantities, with
where
and
The system of equations (5)- (7) can be written in the matrix form as follows:
. . .
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The final form of A s in (23) can be obtained as:
B. THOMAS ALGORITHM AND CLOSED-FORM SOLUTION FOR NOISE RESPONSE DUE TO POWER SUPPLY NOISE
It can be noted that, the matrix obtained in (26) is a tridiagonal matrix. Taking advantage of this form, (21) can be solved using 'Thomas algorithm' [22] to analytically obtain the output noise response (v r s (t)) due to the supply noise input (v n s (t)). Using Thomas algorithm, the coeffcients of matrices A s and B s can be transformed as follows:
Correspondingly, (21) can be re-written as:
It is obvious from (22), (29) and (30) that the noise response V r s (jω s ) due to supply noise input V n s (jω s ) can be obtained as a closed-form expression as:
where, b Q s (jω s ) can be evaluated analytically using (27) and (28) . Next, the time-domain noise response (v r s (t)) due to the harmonic under consideration can be analytically obtained from (31) as:
The form of (32) can be utilised to analytically compute the noise response due to any other harmonic of the noise input.
Assuming H s number of harmonics, the total noise output (v r s (t)) can be obtained as a sum of noise response due to all its considered harmonics using (33), aŝ
It can be noted that the formulation leading to (21) is based on the nodal analysis, which can be easily adopted to SPICE like tool environment for systematic formulation. Also, the subsequent closed-form solution process using (27)- (31) can be easily adopted in them.
C. CLOSED-FORM TRANSFER FUNCTION FOR GROUND BOUNCE
The above formulation can be easily extended to include other types of noise sources, such as ground bounce. Consider the small-signal equivalent circuit in FIGURE 4 with just the ground bounce noisev n g (t). To obtain the corresponding noise responsev r g (t), first, consider a single harmonic of the ground bounce with frequency f g (i.e., ω g = 2π f g ) and amplitude M g as:
Next, following the steps similar to the one developed in Section III.A, a frequency-domain small-signal equivalent circuit for a single harmonic of the ground bounce can be obtained similar to FIGURE 5 (with only V n g while V n s is shorted). Next, a set of equations in the matrix form to compute the ground bounce noise response V r g can be obtained as:
X g (jω g ) corresponds to the nodal voltages due to ground bounce and B g (jω g ) represents the source vector due to ground bounce, as
. (j ω s ) ). In case of ground bounce (V n g (j ω g )), the components shown in dashed line are considered instead of the corresponding power supply noise components.
where the coefficients b i g are obtained similar to (19) as:
A significant advantage of this formulation is that, A g is evaluated in (36), by simply reusing the matrices that were obtained already in (24) and (25) . It is also to be noted that A g too retains the tri-diagonal form (similar to A s in (26)). This facilitates using the closed-form solution process based on Thomas algorithm that is developed in Section III.B for evaluating the noise response (V r g (jω g )) due to ground bounce (V n g (jω g )) as:
Next, using an analytical formulation similar to (32), the transient response due to a particular harmonic of ground bounce (v r g (t)) can be computed. Assuming H g number of harmonics for the ground bounce, total noise response (v r g (t)) due to all considered harmonics of ground bounce signal of any shape can be obtained as:
A detailed derivation of the tri-diagonal form for the matrix (and re-use of A 1 and A 2 matrices) for computing the response due to ground bounce is given in Appendix-A.
D. EVALUATION OF PSIJ
In the proposed method, PSIJ is evaluated using the noise responsesv r s (t) andv r g (t) that were analytically evaluated using (32), (33) and (41). The total small-signal noise response at the output (v r n (t)) due to both the noise sources can be obtained using the superposition theorem, as in (1) .
Next, TIE can be estimated based on the slope of the rising/falling edge of the output signal [26] . In this method, TIE at the rising/falling edge of a bit is estimated from the noise voltage at the outputv r n (t m ) by dividing it with the slope (α t m ) of the output response at the mid-point (t m ).
After calculating the instantaneous jitter for multiple bits (having different t m values) using the expression (42), the peak-to-peak jitter which represents the PSIJ, can be estimated as:
IV. CMOS INVERTER CHAIN WITH ON-CHIP INTERCONNECTS
In some of the realistic environments, based on the frequency of operations and the device technology, on-chip interconnects can significantly influence jitter. The analytical relations based on Thomas algorithm presented in Section III, are extended in this section for the case of chain-of-inverters to include the effect of on-chip interconnects. Fig. 6 shows the small-signal model including the on-chip interconnects. The interconnects between two consecutive stages of an inverter chain are modeled using lumped RC π -model [28] where R w and C w are the per unit length resistance and capacitance of the interconnect wire, respectively. Using steps similar to the previous case, the transfer function is derived by considering only one noise source at a time.
A. TRANSFER FUNCTION FOR POWER SUPPLY NOISE INCLUDING ON-CHIP INTERCONNECT EFFECTS
Consider the case of a buffer with 'Q' stages; as shown in FIGURE 6, there will be '2Q' nodes (hence '2Q' nodal equations). Corresponding nodal voltages can be written as follows,d 
Similar to the case of inverter chain without on-chip interconnects, the coefficients in the system of equations (44)- (48) can also be represented as:
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jω s C gs p i+2
Next, the system of equations (44)- (48) can be written in the form of matrix as follows:
where,
(66) 
The final form ofÃ s in (66) can be obtained as:
B. TRANSFER FUNCTION FOR GROUND BOUNCE INCLUDING ON-CHIP INTERCONNECT EFFECTS
Referring to FIGURE 6, consider a single harmonic of the ground bounce (V n g ). For computing the corresponding noise response (V r g ), a system of equations similar to (64) can be derived as:
with ω g = 2π f g ; f g represents the frequency of the ground bounce.X g (jω g ) corresponds to the nodal voltages due to ground bounce andB g (jω g ) represents the source vector due to ground bounce, as
where the coefficients b i g are obtained similar to (62) as:
Similar to the case without on-chip interconnects, the noise components v r s (t) and v r g (t) can be calculated using Thomas algorithm by substituting the corresponding matrix coefficients in (27) and (28) . The peak-to-peak jitter can be estimated using (43). The details are provided in Appendix-B.
V. RESULTS
The performance of the proposed semi-analytical approach is verified with SPICE based conventional simulation for three case studies. First example presents jitter at the output of a tapered buffer used in the clock distribution network. Second example presents PSIJ at the output of a delay-line including the effect of on-chip interconnects. Third example presents estimation of PSIJ at the output of buffer with off-chip load including the effect of package. In all the examples, an input signal with a data rate of 1 Gbps is used. All the experiments are done using the PDK of 55 nm triple-gate oxide BiCMOS technology of STMicroelectronics where the supply voltage (V DD ) is 1.8 V. The standard PDK based SPICE-simulation are reliable as they incorporate process related effects and are used for practical chip design in industry. Particularly, we have provided the validating comparisons for the results in terms of accuracy and speed of the proposed method against the leading SPICE-based commercial simulator, Spectre from Cadence.
A. EXAMPLE-1
In this example, the jitter estimation is done for a tapered buffer with four inverters and a stage-ratio, η = 2 (the ratio of transistor sizes between two consecutive inverters). The buffer is designed for an application of clock distribution network of a successive approximation register (SAR) analog-todigital converter (ADC). FIGURE 7 shows the block diagram of a SAR ADC with the supporting circuitry (including phase locked loop (PLL), buffers and power delivery network). The on-chip supply voltage, V DD , is generated by an AC-DC rectifier, a DC-DC buck converter and a power delivery network (PDN). The 1.8 V DC signal is fed to the complete ADC as the supply voltage (V DD ). This supply voltage is expected to be clean DC. However, the power supply has fluctuation due to the PDN. The block diagram includes a SAR loop which has three major design blocks; comparator, SAR logic, and DAC. The SAR logic is an implementation of a digital logic circuitry (shift-registers). The shift-register is implemented using D-flip-flops and is driven by various clocks with different phases of sampling rates (clk 1 , clk 2 , . . . , clk n ). The input capacitance of shift-registers and output capacitance of PLL play a vital role in driving the SAR logic without losing logic information. For digital buffers, the chain is implemented with odd/even number of stages, depending on the required phase of the clock and the logical-effort [29] . The transistor sizing used for the design of buffer is given in TABLE 1. The sampling frequency of the ADC is 1 GHz with 6 bits of resolution.
For estimation of jitter in the designed delay-line, two different sawtooth waves (with different time periods) are used as power supply and ground noise sources. The sawtooth waves are generated by superimposing multiple sine waves as shown in FIGURE 8. The peak-to-peak amplitudes of the noise sources are varied from 0 to 180 mV (10 % of V DD ). At various amplitude levels of input noise sources, jitter is estimated using both the proposed method and conventional simulation. The transfer function derived in (31) and (40) are used to calculate the output noise response. The TIE and PSIJ are estimated from the output noise response using the expressions (42) and (43), respectively. An accuracy comparison of conventional simulation (SPICE) results and the proposed semi-analytical approach is plotted in FIGURE 9. As seen, the results from both approaches are in good agreement.
B. EXAMPLE-2
In this example, the jitter estimation is performed for a delayline with five inverters including the effect of on-chip interconnects. The delay-line is used for an application of a Delay Locked Loop (DLL) as shown in FIGURE 10. It also shows the implementation of variable delay-line using a chain-ofbuffers, where each buffer is made up of two cascaded CMOS inverters. A wire length of 1 µm is used for modeling interconnects. An interconnect resistance of 1 /µm and capacitance of 0.15 fF/µm are used as R w and C w . The transistor sizes (W /L) used in the design of the chain-of-inverters are given in TABLE 1. Two different pulse trains (with different time periods) are used as power supply and ground noise sources, as shown in FIGURE 11. In FIGURE 11, both the power supply and ground noise are shown as well as their combined impact on the output response. Similar to the sawtooth wave, the pulse train can also be reconstructed using superposition of multiple sine waves. The peak-to-peak input noise amplitudes are varied from 0 to 180 mV . At various amplitude levels of input noise sources, jitter is estimated by both the proposed method and conventional simulation. Here, for calculating the output noise response, the transfer functions derived in Section IV are used. The results obtained from both simulation and proposed approach including the impact of on-chip interconnects are compared in FIGURE 12.
C. EXAMPLE-3
This example shows a case study where a tapered buffer is driving an off-chip load (FIGURE 13). The optimal sizing for driver stages is chosen accordingly so that it can drive the load. The number of inverter stages required to drive the given 10 pF off-chip capacitive load with minimum delay can be calculated using the logical effort theory [29] as below,
where, η is the size ratio of transistors between two consecutive stages, C L is the external load to be driven and C in is the sum of gate capacitance of first inverter and output capacitance of the previous circuit. The stage ratio (η) is set as 2. The input gate capacitance is 17.3 fF. Substituting the values in (75), the number of stages (N ) obtained is 9. The transistor sizes (W /L) used in the design of the I/O buffer are given in TABLE 1. FIGURE 14 shows the physical layout of the package net used for this example. There is a connection from a bump of the die at the top layer to the ball at the package (bottom layer). The package has 8 layers and in FIGURE 14, only the top layer is shown. The parasitic components associated with this net are modeled using RLC model as shown in FIGURE 13. FIGURE 15 shows accuracy comparison of the S 21 parameter of the package net using both the 3D EM tool as well as the lumped model. As can be seen, the lumped model accuracy is reasonable in the frequency range of interest.
Two noise sources generated by superimposing multiple sine waves are applied at the power supply and ground terminals. The tri-diagonal matrix obtained for the buffer with off-chip load is given in Appendix-C. FIGURE 16 shows both the power supply and ground noise as well as their combined impact on the output response. FIGURE 17 shows the eye-crossings at the output of the buffer when there is no noise present and in the presence of noise at the power supply and ground. The peak-to-peak jitter at the output of buffer is calculated using both the conventional (SPICE) simulation and the proposed approach for various noise amplitudes.
The jitter values obtained using both methods are compared in FIGURE 18. Table 2 shows the CPU speed-up achieved using the proposed approach (1 bit simulation and analytical relations for 1000 bits) compared to the conventional simulation.
VI. CONCLUSION
A generic and efficient methodology for estimation of power supply induced jitter in a chain of CMOS inverters due to both power supply noise and ground bounce is presented in this paper. The new method can be used for tapered buffers as well as buffers with on-chip interconnects and off-chip loads. A tri-diagonal matrix based algorithm (Thomas algorithm) is developed for closed-form evaluation of transfer functions. Significant speed-up using the proposed method is achieved while providing reasonable accuracy in comparison with conventional simulation.
APPENDIX A DERIVATION OF GROUND NOISE TRANSFER FUNCTION FOR BUFFERS (WITHOUT ON-CHIP INTERCONNECTS)
Writing the nodal equations for the small-signal circuit in FIGURE 5, by considering only ground noise source V n g ,
The coefficients used in the above system of equations can be modeled similar to the coefficients in the supply noise transfer function as follows: (80)
These system of equations can be written in terms of matrix form as given in (35)-(37), where A g (jω g ) has similar form as that in (26) and A 1 & A 2 can be re-used from (24) and (25) .
APPENDIX B DERIVATION OF GROUND NOISE TRANSFER FUNCTION FOR BUFFERS WITH ON-CHIP INTERCONNECTS
Writing the nodal equations for the small-signal circuit in FIGURE 6, by considering only ground noise source V n g , 
The coefficients used in the above system of equations can be modeled similar to the coefficients in the supply noise transfer function for buffer with interconnects as follows: These system of equations can be written in terms of matrix form as given in (70)-(72), whereÃ g (jω g ) has similar form as that in (69) andÃ 1 &Ã 2 can be re-used from (67) and (68).
APPENDIX C FORMULATION OF TRI-DIAGONAL MATRIX FOR EXAMPLE-3
Note that, in Example-3, the coefficients of the matrix at the output node is different from previous cases. The modified coefficients are given below. 
